# Designing <br> MIPS Processor 

## (Single-Cycle)

Presentation G
Gojko Babić

## Introduction

- We're now ready to look at an implementation of the system that includes MIPS processor and memory.
- The design will include support for execution of only:
- memory-reference instructions: Iw \& sw,
- arithmetic-logical instructions: add, sub, and, or, slt \& nor,
- control flow instructions: beq \& j,
- exception handling: illegal instruction \& overflow.
- But that design will provide us with principles, so many more instructions could be easily added such as: addu, lb, lbu, lui, addi, adiu, sltu, slti, andi, ori, xor, xori, jal, jr, jalr, bne, beqz, bgtz, bltz, nop, mfhi, mflo, mfepc, mfco, Iwc1, swc1, etc.


## Single Cycle Design

- We shall first design a simpler processor that executes each instruction in only one clock cycle time.
- This is not efficient from performance point of view, since:
- a clock cycle time (i.e. clock rate) must be chosen such that the longest instruction can be executed in one clock cycle and
- that makes shorter instructions execute in one unnecessary long cycle.
- Additionally, no resource in the design may be used more than once per instruction, thus some resources will be duplicated.
- Because of that, the singe cycle design will require:
- two memories (instruction and data),
- two additional adders.

Elements for Datapath Design


Program counter

b. Register File
g. babic

g. Signextension unit

h. Shift left 2

Abstract /Simplified View (1 ${ }^{\text {st }}$ look)


- Generic implementation:
- use the program counter (PC) to supply instruction address,
- get the instruction from memory,
- read registers,
- use the instruction to decide exactly what to do.
g. babic

Presentation G

Abstract /Simplified View (2 ${ }^{\text {nd }}$ look)


- PC is incremented by 4, by most instructions, and by $4+4 \times o f f s e t$, by branch instructions.
- Jump instructions change PC differently (not shown).
g. babic

Presentation G
6

## Our Implementation

Incrementing PC \& Fetching Instruction

- An edge triggered methodology
- Typical execution:
- read contents of some state elements at the beginning of the clock cycle,
- send values through some combinational logic,
- write results to one or more state elements at the end of the clock cycle.

- An edge triggered methodology allows a state element to be read and written in the same clock cycle without creating a race that could to indeterminate data.
g. babic


Datapath for R-type Instructions
Complete Datapath for R-type Instructions

Datapath for LW and SW Instructions


Control Unit sets:

- ALU control = 0010 (add) for address calculation for both lw and sw
- MemRead=0, MemWrite=1 and RegWrite=0 for sw
- MemRead=1, MemWrite=0 and RegWrite=1 for Iw

Based on contents of op-code and funct fields, Control Unit sets ALU control appropriately and asserts RegWrite, i.e. RegWrite $=1$.

g. babic

Presentation G

Datapath for R-type, LW \& SW Instructions


Let us determine setting of control lines for R-type, Iw \& sw instructions.
g. babic

Presentation G

Datapath for BEQ Instruction
Datapath for R-type, LW, SW \& BEQ

| 31 | 2625 |  | 21 20 15 |  |
| :---: | :---: | :---: | :---: | :---: |
| beq | rs | rt |  | offset |

## Branch target $=[P C]+4+4 \times$ offset



Figure 5.15 with additions in red
g. babic

Presentation G

Control Unit and Datapath


Figure 5.17
with additions in red

Truth Table for (Main) Control Unit

- ALUOp[1-0] = $00 \rightarrow$ signal to ALU Control unit for ALU to perform add function, i.e. set Ainvert $=0$, Binvert=0 and Operation=10
- ALUOp[1-0] = $01 \rightarrow$ signal to ALU Control unit for ALU to perform subtract function, i.e. set Ainvert = 0, Binvert=1 and Operation=10
- ALUOp[1-0] = $10 \rightarrow$ signal to ALU Control unit to look at bits $I_{[5-0]}$ and based on its pattern to set Ainvert, Binvert and Operation so that ALU performs appropriate function, i.e. add, sub, slt, and, or \& nor


Truth Table of ALU Control Unit


Ainvert Bivert Operation

## Design of (Main) Control Unit


g. babic

Datapath for R-type, LW, SW, BEQ \& J

| 31 | 2625 |
| :--- | :--- |
| $j$ | jump_target |

$P C \leftarrow P_{31-28}$ || jump_target || 00


Figure 5.24

Design of Control Unit (J included)


Design of 7-Function ALU Control Unit


## Cycle Time Calculation

- Let us assume that the only delays introduced are by the following tasks:
- Memory access (read and write time $=3 \mathrm{nsec}$ )
- Register file access (read and write time $=1 \mathrm{nsec}$ )
- ALU to perform function (= 2 nsec )
- Under those assumption here are instruction execution times:

|  | Instr fetch | Reg read |  | ALU oper |  | Data memory |  | Reg write | Total |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| R-type | $3+$ | 1 | + | 2 | + |  |  | 1 | $=7 \mathrm{nsec}$ |
| Iw | 3 | 1 | + | 2 | + | 3 | + | $1=$ | $=10 \mathrm{nsec}$ |
| sw | $3+$ | 1 | + | 2 | + | 3 |  |  | $=9 \mathrm{nsec}$ |
| branch | $3+$ | 1 | + | 2 |  |  |  |  | $=6 \mathrm{nsec}$ |
| jump | 3 |  |  |  |  |  |  |  | $=3 \mathrm{nsec}$ |

- Thus a clock cycle time has to be 10 nsec, and clock rate $=1 / 10 \mathrm{nsec}=100 \mathrm{MHz}$
g. babic Presentation G

22

## Single Cycle Processor: Conclusion

- Single Cycle Problems:
- what if we had a more complicated instruction like floating point?
- a clock cycle would be much longer,
- thus for shorter and more often used instructions, such as add \& lw, wasteful of time.
- One Solution:
- use a "smaller" cycle time, and
- have different instructions take different numbers of cycles.
- And that is a "multi-cycle" processor.


Control Unit Truth Table and Design

| Op-code bits 543210 | RegDst | ALUSrc | Memto- <br> Reg | $\begin{gathered} \text { Reg } \\ \text { Write } \end{gathered}$ | Mem <br> Read | Mem | Branch | ALUOp1 | ALUpO | Jump |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 000000 | 1 | 0 | 0 | 1 | d | 0 | 0 | 1 | 0 | 0 |
| 100011 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 101011 | d | 1 | d | 0 | 0 | 1 | 0 | 0 | 0 | 0 |
| 000100 | d | 0 | d | 0 | d | 0 | 1 | 0 | 1 | 0 |
| 000010 | d | d | d | 0 | d | 0 | d | d | d | 1 |



