Building a Hardware Prototype for Thread Level Speculation Using Programmable Logic

Radu Teodorescu and Josep Torrellas http://iacoma.cs.uiuc.edu/

Goals

Title: iacoma-final.eps Creator: Adobe Illustrator(R) X Preview: This EPS picture war

- · Design and implement a hardware prototype of a TLS processor, using FPGA (Field Programmable Gate Arrays) technology
- · Use the system to support a comprehensive debugging infrastructure
 - · Lightweight, on-the-fly debugging of production runs
- · TLS supports rollback and replay of buggy sections of the program
- · Experiment with real workloads, including OS kernel

Debugging System


- · Applications run in four possible execution states:
- · Normal minimal checking
- · Suspicious intensive checking
- Speculative TLS is
- Requires hardware enabled, can undo execution support Erroneous – re-execution bug characterization, repair


Hardware Support

- · Speculative state is kept in the cache
- · Speculative lines are not sent to memory
- · If cache full or I/O, begin new speculative window
- Speculative mode entry
- · Checkpoint register file and program counter
- · Mark new dirty lines as speculative and do not displace
- Speculative mode exit
- · Merge speculative and non-speculative state
- Rollback
 - · Invalidate speculative cache lines
 - · Restore register file and program counter
- · Re-execute from checkpoint

FPGA Technology


- Field Programmable Gate Arrays
- · Fast, complex, reprogrammable devices
- Ideal platform for rapid prototyping · Large number of gates
 - · Implements complex logic functions
 - · Can be reprogrammed guickly
- Xilinx Virtex-II XC2V3000
- · 3 million gates
- 3,584 logic blocks






Development Board


- Used for deployment of FPGA designs
- Based on Virtex II XC2V3000 FPGA
- · 64 Mbytes SDRAM
- · 50 MHz operating frequency
- 32 bit PCI interface
- Ethernet 10/100 Mbit transceiver
- Programmable ROMs



Simulation



Deployment



Processor System

- SPARC V8 processor
- Simple 32 bit instructions
- 32 register window
- Coprocessor support
- Single issue, 5-stage pipeline
- · Up to 4-way set associative, configurable caches

]

ILLINOIS

- Memory controller
- PCI. Ethernet interfaces
- Open source VHDL code, from Gaisler Research

Results

- Implementation of a cache controller that supports speculative versions and commit/rollback sequences
- Support for special instructions that enable/disable the speculative execution mode
- Implementation of a rollback sequence in hardware that restores the cache to its prespeculative state
- · Extensive testing of the implementation on RTL simulations
- · Complete synthesis with timing analysis
- FPGA deployment and testing with C programs

Future Directions

- · Phase 1: Uniprocessor with TLS support
- Phase 2: SMT implementation
- · 2 cores share L1 cache
- Phase 3: Chip multiprocessor
- · 2-4 cores, cache coherence
- Second level of cache