CIS 675.01: Introduction to Computer Architecture
Description
Computer system components, instruction set design, hardwired control
units, arithmetic algorithms/circuits, floating point operations,
introduction to memory and I/O interfaces.
Level, Credits, Class Time Distribution, Prerequisites
| Level |
Credits |
Class Time Distribution |
Prerequisites |
|
U G |
3 |
Three one-hour lectures |
EE 261; CIS 360 or EE 265; Math 366
|
Quarters Offered, General Information, Exclusions, Cross-Listings, etc.
Objectives
- Mastery of analyzing the hardware components of
a digital computer
- Mastery of analyzing the instruction set of a computer
- Mastery of analyzing cost-performance and
design trade-offs in building a computer system
- Familiarity with analyzing the cache subsystem
- Exposure to analyzing the I/O subsystem
Texts
- D. Patterson and J. Hennessy, Computer Organization & Design: The Hardware/Software Interface, Morgan Kaufman Publisher, Second Edition.
| Relationship to ABET Criterion 3 |
Relationship to CSE Program Objectives |
| a |
b |
c |
d |
e |
f |
g |
h |
i |
j |
k |
| XXX |
XX |
|
|
XX |
|
|
|
XX |
|
|
|
| 1a |
1b |
1c |
2a |
2b |
3a |
3b |
3c |
4a |
4b |
| XXX |
XX |
X |
|
|
|
|
|
XX |
XX |
|
Topics
| No. of Wks. |
Topics |
|
1 |
Instruction set architecture |
|
1 |
Popular performance metrics |
|
0.5 |
Overview of logic design |
|
1 |
Main memory design |
|
2 |
Construction of simple ALU;
adders, multipliers, dividers
and FPUs |
|
3 |
Designing datapath and control | |
|
1 |
Cache organization | |
|
0.5 |
I/O: Devices and Interfaces | |
Grading Plan
| Homeworks |
30% |
| Midterm Exam | 25% |
| Final Exam | 45% |
Preparer Information and Date:
Syllabus prepared by Gojko Babic, last modified April 30, 1999.